## SC16C754B

# 5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.) with 64-byte FIFOs

Rev. 04 — 6 October 2008

**Product data sheet** 

## 1. General description

The SC16C754B is a quad Universal Asynchronous Receiver/Transmitter (UART) with 64-byte FIFOs, automatic hardware/software flow control, and data rates up to 5 Mbit/s (3.3 V and 5 V). The SC16C754B offers enhanced features. It has a Transmission Control Register (TCR) that stores receiver FIFO threshold levels to start/stop transmission during hardware and software flow control. With the FIFO Ready (FIFO Rdy) register, the software gets the status of TXRDY/RXRDY for all four ports in one access. On-chip status registers provide the user with error indications, operational status, and modem interface control. System interrupts may be tailored to meet user requirements. An internal loopback capability allows on-board diagnostics.

The UART transmits data, sent to it over the peripheral 8-bit bus, on the TX signal and receives characters on the RX signal. Characters can be programmed to be 5, 6, 7, or 8 bits. The UART has a 64-byte receive FIFO and transmit FIFO and can be programmed to interrupt at different trigger levels. The UART generates its own desired baud rate based upon a programmable divisor and its input clock. It can transmit even, odd, or no parity and 1, 1.5, or 2 stop bits. The receiver can detect break, idle, or framing errors, FIFO overflow, and parity errors. The transmitter can detect FIFO underflow. The UART also contains a software interface for modem control operations, and has software flow control and hardware flow control capabilities.

The SC16C754B is available in plastic LQFP64, LQFP80 and PLCC68 packages.

### 2. Features

- 4 channel UART
- 5 V, 3.3 V and 2.5 V operation
- Pin compatible with SC16C654IA68, TL16C754, and SC16C554IA68 with additional enhancements, and software compatible with TL16C754
- Up to 5 Mbit/s data rate (at 3.3 V and 5 V; at 2.5 V maximum data rate is 3 Mbit/s)
- 5 V tolerant on input only pins<sup>1</sup>
- 64-byte transmit FIFO
- 64-byte receive FIFO with error flags
- Industrial temperature range (–40 °C to +85 °C)
- Programmable and selectable transmit and receive FIFO trigger levels for DMA and interrupt generation



<sup>1.</sup> For data bus pins D7 to D0, see Table 24 "Limiting values".

## 5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.) with 64-byte FIFOs

- Software (Xon/Xoff)/hardware (RTS/CTS) flow control
  - Programmable Xon/Xoff characters
  - ◆ Programmable auto-RTS and auto-CTS
- Optional data flow resume by Xon any character
- DMA signalling capability for both received and transmitted data
- Supports 5 V, 3.3 V and 2.5 V operation
- Software selectable baud rate generator
- Prescaler provides additional divide-by-4 function
- Fast data bus access time
- Programmable Sleep mode
- Programmable serial interface characteristics
  - ◆ 5, 6, 7, or 8-bit characters
  - Even, odd, or no-parity bit generation and detection
  - ◆ 1, 1.5, or 2 stop bit generation
- False start bit detection
- Complete status reporting capabilities in both normal and Sleep mode
- Line break generation and detection
- Internal test and loopback capabilities
- Fully prioritized interrupt system controls
- Modem control functions (CTS, RTS, DSR, DTR, RI, and CD)
- Sleep mode


## 3. Ordering information

Table 1. Ordering information

Type number	Package					
	Name	Description	Version			
SC16C754BIBM	LQFP64	plastic low profile quad flat package; 64 leads; body $7 \times 7 \times 1.4 \text{ mm}$	SOT414-1			
SC16C754BIB80	LQFP80	plastic low profile quad flat package; 80 leads; body $12 \times 12 \times 1.4$ mm	SOT315-1			
SC16C754BIA68	PLCC68	plastic leaded chip carrier; 68 leads	SOT188-2			

## 5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.) with 64-byte FIFOs


## 4. Block diagram




## 5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.) with 64-byte FIFOs

#### **Pinning information 5**.


## 5.1 Pinning



## 5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.) with 64-byte FIFOs



## 5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.) with 64-byte FIFOs



## 5.2 Pin description

Table 2. Pin description

Symbol	Pin			Туре	Description	
	LQFP64	LQFP80	PLCC68			
A0	24	30	34	I	Address 0 select bit. Internal registers address selection.	
A1	23	29	33	I	Address 1 select bit. Internal registers address selection.	
A2	22	28	32	I	Address 2 select bit. Internal registers address selection.	
CDA	64	79	9	ı	Carrier Detect (active LOW). These inputs are associated with	
CDB	18	23	27		individual UART channels A through D. A logic LOW on these pins indicates that a carrier has been detected by the modem for that channel.	
CDC	31	39	43		The state of these inputs is reflected in the Modern Status Register	
CDD	49	63	61		(MSR).	
CLKSEL	-	26	30	I	Clock Select. CLKSEL selects the divide-by-1 or divide-by-4 prescalable clock. During the reset, a logic 1 ( $V_{CC}$ ) on CLKSEL selects the divide-by-1 prescaler. A logic 0 (GND) on CLKSEL selects the divide-by-4 prescaler. The value of CLKSEL is latched into MCR[7] at the trailing edge of RESET. A logic 1 ( $V_{CC}$ ) on CLKSEL will latch a logic 0 into MCR[7]. A logic 0 (GND) on CLKSEL will latch a logic 1 into MCR[7]. MCR[7] can be changed after RESET to alter the prescaler value. This pin is associated with LQFP80 and PLCC68 packages only. This pin is connected to $V_{CC}$ internally on LQFP64 package.	

## 5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.) with 64-byte FIFOs

 Table 2.
 Pin description ...continued

Table 2.	Pin descriptioncontinued				
Symbol	Pin			Туре	Description
	LQFP64	LQFP80	PLCC68		
CSA	7	9	16	I	Chip Select (active LOW). These pins enable data transfers between
CSB	11	13	20	the user CPU and the SC16C754B for the channel(s) addressed.	the user CPU and the SC16C754B for the channel(s) addressed. Individual UART sections (A, B, C, D) are addressed by providing a logic
CSC	38	49	50		LOW on the respective CSA through CSD pins.
CSD	42	53	54		<del>-</del>
CTSA	2	4	11	I	Clear to Send (active LOW). These inputs are associated with individual
CTSB	16	18	25		UART channels A through D. A logic 0 (LOW) on the CTS pins indicates the modem or data set is ready to accept transmit data from the
CTSC	33	44	45		SC16C754B. Status can be tested by reading MSR[4]. These pins only
CTSD	47	58	59		affect the transmit and receive operations when auto-CTS function is enabled via the Enhanced Feature Register EFR[7] for hardware flow control operation.
D0 to D7	53, 54, 55, 56, 57, 58, 59, 60	68, 69, 70, 71, 72, 73, 74, 75	66, 67, 68, 1, 2, 3, 4, 5	I/O	<b>Data bus (bidirectional).</b> These pins are the 8-bit, 3-state data bus for transferring information to or from the controlling CPU. D0 is the least significant bit and the first data bit in a transmit or receive serial data stream.
DSRA	1	3	10	I	Data Set Ready (active LOW). These inputs are associated with
DSRB	17	19	26		individual UART channels A through D. A logic 0 (LOW) on these pins indicates the modem or data set is powered-on and is ready for data
DSRC	32	43	44		
DSRD	48	59	60		Modem Status Register (MSR).
DTRA	3	5	12		Data Terminal Ready (active LOW). These outputs are associated with
DTRB	15	17	24		individual UART channels A through D. A logic 0 (LOW) on these pins indicates that the SC16C754B is powered-on and ready. These pins cal
DTRC	34	45	46		be controlled via the Modem Control Register (MCR). Writing a logic 1 to
DTRD	46	57	58		MCR[0] will set the DTR output to logic 0 (LOW), enabling the modem. The output of these pins will be a logic 1 after writing a logic 0 to MCR[0], or after a reset.
GND	14, 28, 45, 61	16, 36, 56, 76	6, 23, 40, 57	I	Signal and power ground.
INTA	6	8	15	0	Interrupt A, B, C, and D (active HIGH). These pins provide individual
INTB	12	14	21		channel interrupts INTA through INTD. INTA through INTD are enabled when MCR[3] is set to a logic 1, interrupt sources are enabled in the
INTC	37	48	49		Interrupt Enable Register (IER). Interrupt conditions include: receiver
INTD	43	54	55		errors, available receiver buffer data, available transmit buffer space, or when a modem status flag is detected. INTA to INTD are in the high-impedance state after reset.
INTSEL	-	67	65	I	Interrupt Select (active HIGH with internal pull-down). INTSEL can be used in conjunction with MCR[3] to enable or disable the 3-state interrupts INTA to INTD or override MCR[3] and force continuous interrupts. Interrupt outputs are enabled continuously by making this pin a logic 1. Driving this pin LOW allows MCR[3] to control the 3-state interrupt output. In this mode, MCR[3] is set to a logic 1 to enable the 3-state outputs. This pin is associated with LQFP80 and PLCC68 packages only. This pin is connected to GND internally on the LQFP64 package.
ĪOR	40	51	52	I	Input/Output Read strobe (active LOW). A HIGH-to-LOW transition on $\overline{\text{IOR}}$ will load the contents of an internal register defined by address bits A[2:0] onto the SC16C754B data bus (D[7:0]) for access by external CPU.

## 5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.) with 64-byte FIFOs

 Table 2.
 Pin description ...continued

Symbol	Pin Pin		Туре	Description	
Syllibol	LQFP64	LQFP80	PLCC68	туре	Description
ĪOW	9	11	18	I	Input/Output Write strobe (active LOW). A LOW-to-HIGH transition on $\overline{\text{IOW}}$ will transfer the contents of the data bus (D[7:0]) from the external CPU to an internal register that is defined by address bits A[2:0] and $\overline{\text{CSA}}$ and $\overline{\text{CSD}}$ .
n.c.	-	1, 2, 20, 21, 22, 27, 40, 41, 42, 60, 61, 62, 80	31	-	not connected
RESET	27	33	37	I	<b>Reset.</b> This pin will reset the internal registers and all the outputs. The UART transmitter output and the receiver input will be disabled during reset time. RESET is an active HIGH input.
RIA	63	78	8	I	Ring Indicator (active LOW). These inputs are associated with
RIB	19	24	28		individual UART channels, A through D. A logic 0 on these pins indicates the modem has received a ringing signal from the telephone line. A
RIC	30	38	42		LOW-to-HIGH transition on these input pins generates a modem status
RID	50	64	62		interrupt, if enabled. The state of these inputs is reflected in the Modem Status Register (MSR).
RTSA	5	7	14	individual UART channels, A through D. A logic 0 on the $\overline{\text{RTS}}$ pi	Request to Send (active LOW). These outputs are associated with
RTSB	13	15	22		individual UART channels, A through D. A logic 0 on the RTS pin indicates the transmitter has data ready and waiting to send. Writing a
RTSC	36	47	48		logic 1 in the Modem Control Register MCR[1] will set this pin to a logic 0,
RTSD	44	55	56		indicating data is available. After a reset these pins are set to a logic 1. These pins only affect the transmit and receive operations when auto-RTS function is enabled via the Enhanced Feature Register (EFR[6]) for hardware flow control operation.
RXA	62	77	7	I	Receive data input. These inputs are associated with individual serial
RXB	20	25	29		channel data to the SC16C754B. During the local loopback mode, these RX input pins are disabled and TX data is connected to the UART RX
RXC	29	37	41		input internally.
RXD	51	65	63		
RXRDY	-	34	38	0	Receive Ready (active LOW). RXRDY contains the wire-ORed status of all four receive channel FIFOs, RXRDY A to RXRDY D. It goes LOW when the trigger level has been reached or a time-out interrupt occurs. It goes HIGH when all RX FIFOs are empty and there is an error in RX FIFO. This pin is associated with LQFP80 and PLCC68 packages only.
TXA	8	10	17	0	Transmit data. These outputs are associated with individual serial
TXB	10	12	19		transmit channel data from the SC16C754B. During the local loopback
TXC	39	50	51		mode, the TX output pin is disabled and TX data is internally connected to the UART RX input.
TXD	41	52	53		·
TXRDY	-	35	39	0	Transmit Ready (active LOW). TXRDY contains the wire-ORed status of all four transmit channel FIFOs, TXRDY A to TXRDY D. It goes LOW when there are a trigger level number of spaces available. It goes HIGH when all four TX buffers are full. This pin is associated with LQFP80 and PLCC68 packages only.

## 5 V, 3.3 V and 2.5 V guad UART, 5 Mbit/s (max.) with 64-byte FIFOs

Table 2. Pin description ... continued

Symbol	Pin			Туре	Description
	LQFP64	LQFP80	PLCC68		
$V_{CC}$	4, 21, 35, 52	6, 46, 66	13, 47, 64	I	Power supply input.
XTAL1	25	31	35	I	Crystal or external clock input. Functions as a crystal input or as an external clock input. A crystal can be connected between XTAL1 and XTAL2 to form an internal oscillator circuit (see Figure 14). Alternatively, an external clock can be connected to this pin to provide custom data rates.
XTAL2	26	32	36	0	Output of the crystal oscillator or buffered clock (see also XTAL1). XTAL2 is used as a crystal oscillator output or a buffered clock output.

## **Functional description**

The SC16C754B UART is pin-compatible with the SC16C554 and SC16C654 UARTs. It provides more enhanced features. All additional features are provided through a special enhanced feature register.

The UART will perform serial-to-parallel conversion on data characters received from peripheral devices or modems, and parallel-to-parallel conversion on data characters transmitted by the processor. The complete status of each channel of the SC16C754B UART can be read at any time during functional operation by the processor.

The SC16C754B can be placed in an alternate mode (FIFO mode) relieving the processor of excessive software overhead by buffering received/transmitted characters. Both the receiver and transmitter FIFOs can store up to 64 bytes (including three additional bits of error status per byte for the receiver FIFO) and have selectable or programmable trigger levels. Primary outputs RXRDY and TXRDY allow signalling of DMA transfers.

The SC16C754B has selectable hardware flow control and software flow control. Hardware flow control significantly reduces software overhead and increases system efficiency by automatically controlling serial data flow using the RTS output and CTS input signals. Software flow control automatically controls data flow by using programmable Xon/Xoff characters.

The UART includes a programmable baud rate generator that can divide the timing reference clock input by a divisor between 1 and  $(2^{16} - 1)$ .

## 6.1 Trigger levels

**Product data sheet** 

The SC16C754B provides independent selectable and programmable trigger levels for both receiver and transmitter DMA and interrupt generation. After reset, both transmitter and receiver FIFOs are disabled and so, in effect, the trigger level is the default value of one byte. The selectable trigger levels are available via the FIFO Control Register (FCR). The programmable trigger levels are available via the Trigger Level Register (TLR).

## 5 V, 3.3 V and 2.5 V guad UART, 5 Mbit/s (max.) with 64-byte FIFOs


## 6.2 Hardware flow control

Hardware flow control is comprised of auto-CTS and auto-RTS. Auto-CTS and auto-RTS can be enabled/disabled independently by programming EFR[7:6].

With auto-CTS, CTS must be active before the UART can transmit data.

Auto-RTS only activates the RTS output when there is enough room in the FIFO to receive data and de-activates the RTS output when the RX FIFO is sufficiently full. The halt and resume trigger levels in the TCR determine the levels at which RTS is activated/deactivated.


If both auto-CTS and auto-RTS are enabled, when RTS is connected to CTS, data transmission does not occur unless the receiver FIFO has empty space. Thus, overrun errors are eliminated during hardware flow control. If not enabled, overrun errors occur if the transmit data rate exceeds the receive FIFO servicing latency.



## 5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.) with 64-byte FIFOs


### 6.2.1 Auto-RTS

Auto- $\overline{RTS}$  data flow control originates in the receiver block (see Figure 1 "Block diagram of SC16C754B"). Figure 6 shows  $\overline{RTS}$  functional timing. The receiver FIFO trigger levels used in auto- $\overline{RTS}$  are stored in the TCR.  $\overline{RTS}$  is active if the RX FIFO level is below the halt trigger level in TCR[3:0]. When the receiver FIFO halt trigger level is reached,  $\overline{RTS}$  is de-asserted. The sending device (for example, another UART) may send an additional byte after the trigger level is reached (assuming the sending UART has another byte to send) because it may not recognize the de-assertion of  $\overline{RTS}$  until it has begun sending the additional byte.  $\overline{RTS}$  is automatically reasserted once the receiver FIFO reaches the resume trigger level programmed via TCR[7:4]. This re-assertion allows the sending device to resume transmission.



## 6.2.2 Auto-CTS

The transmitter circuitry checks  $\overline{CTS}$  before sending the next data byte. When  $\overline{CTS}$  is active, the transmitter sends the next byte. To stop the transmitter from sending the following byte,  $\overline{CTS}$  must be de-asserted before the middle of the last stop bit that is currently being sent. The auto- $\overline{CTS}$  function reduces interrupts to the host system. When flow control is enabled,  $\overline{CTS}$  level changes do not trigger host interrupts because the device automatically controls its own transmitter. Without auto- $\overline{CTS}$ , the transmitter sends any data present in the transmit FIFO and a receiver overrun error may result.



SC16C754B\_4 © NXP B.V. 2008. All rights reserved.

## 5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.) with 64-byte FIFOs

## 6.3 Software flow control

Software flow control is enabled through the enhanced feature register and the modem control register. Different combinations of software flow control can be enabled by setting different combinations of EFR[3:0]. Table 3 shows software flow control options.

Table 3. Software flow control options (EFR[3:0])

	Control of the Contro				
EFR[3]	EFR[2]	EFR[1]	EFR[0]	TX, RX software flow controls	
0	0	Χ	Χ	no transmit flow control	
1	0	Χ	Χ	transmit Xon1, Xoff1	
0	1	Χ	Χ	transmit Xon2, Xoff2	
1	1	Χ	Χ	transmit Xon1, Xon2, Xoff1, Xoff2	
Χ	Χ	0	0	no receive flow control	
Χ	Χ	1	0	receiver compares Xon1, Xoff1	
Χ	Χ	0	1	receiver compares Xon2, Xoff2	
1	0	1	1	transmit Xon1, Xoff1	
				receiver compares Xon1 or Xon2, Xoff1 or Xoff2	
0	1	1	1	transmit Xon2, Xoff2	
				receiver compares Xon1 or Xon2, Xoff1 or Xoff2	
1	1	1	1	transmit Xon1, Xon2, Xoff1, Xoff2	
				receiver compares Xon1 and Xon2, Xoff1 and Xoff2	
0	0	1	1	no transmit flow control	
				receiver compares Xon1 and Xon2, Xoff1 and Xoff2	

**Remark:** When using software flow control, the Xon/Xoff characters cannot be used for data characters.

There are two other enhanced features relating to software flow control:

- 'Xon Any' function (MCR[5]): Operation will resume after receiving any character after recognizing the Xoff character. It is possible that an Xon1 character is recognized as an 'Xon Any' character, which could cause an Xon2 character to be written to the RX FIFO.
- Special character (EFR[5]): Incoming data is compared to Xoff2. Detection of the special character sets the Xoff interrupt (IIR[4]) but does not halt transmission. The Xoff interrupt is cleared by a read of the IIR. The special character is transferred to the RX FIFO.

## 6.3.1 RX

When software flow control operation is enabled, the SC16C754B will compare incoming data with Xoff1/Xoff2 programmed characters (in certain cases, Xoff1 and Xoff2 must be received sequentially). When the correct Xoff character is received, transmission is halted after completing transmission of the current character. Xoff detection also sets IIR[4] (if enabled via IER[5]) and causes INT to go HIGH.

To resume transmission, an Xon1/Xon2 character must be received (in certain cases Xon1 and Xon2 must be received sequentially). When the correct Xon characters are received, IIR[4] is cleared, and the Xoff interrupt disappears.

## 5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.) with 64-byte FIFOs

### 6.3.2 TX


Xoff1/Xoff2 character is transmitted when the RX FIFO has passed the **halt** trigger level programmed in TCR[3:0].

Xon1/Xon2 character is transmitted when the RX FIFO reaches the **resume** trigger level programmed in TCR[7:4].

The transmission of Xoff/Xon(s) follows the exact same protocol as transmission of an ordinary byte from the FIFO. This means that even if the word length is set to be 5, 6, or 7 characters, then the 5, 6, or 7 least significant bits of Xoff1/Xoff2 and Xon1/Xon2 will be transmitted. (Note that the transmission of 5, 6, or 7 bits of a character is seldom done, but this functionality is included to maintain compatibility with earlier designs.)

It is assumed that software flow control and hardware flow control will never be enabled simultaneously. Figure 8 shows an example of software flow control.

### 6.3.3 Software flow control example



### 6.3.3.1 Assumptions

UART1 is transmitting a large text file to UART2. Both UARTs are using software flow control with single character Xoff (0Fh) and Xon (0Dh) tokens. Both have Xoff threshold (TCR[3:0] = F) set to 60, and Xon threshold (TCR[7:4] = 8) set to 32. Both have the interrupt receive threshold (TLR[7:4] = D) set to 52.

SC16C754B\_4 © NXP B.V. 2008. All rights reserved.

**Product data sheet** 

13 of 51

## 5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.) with 64-byte FIFOs

UART1 begins transmission and sends 52 characters, at which point UART2 will generate an interrupt to its processor to service the RX FIFO, but assumes the interrupt latency is fairly long. UART1 will continue sending characters until a total of 60 characters have been sent. At this time, UART2 will transmit a 0Fh to UART1, informing UART1 to halt transmission. UART1 will likely send the 61st character while UART2 is sending the Xoff character. Now UART2 is serviced and the processor reads enough data out of the RX FIFO that the level drops to 32. UART2 will now send a 0Dh to UART1, informing UART1 to resume transmission.

### 6.4 Reset

Table 4 summarizes the state of register after reset.

Table 4. **Register reset functions** 

Reset control	Reset state
RESET	all bits cleared
RESET	bit 0 is set; all other bits cleared
RESET	all bits cleared
RESET	reset to 0001 1101 (1Dh)
RESET	all bits cleared
RESET	bit 5 and bit 6 set; all other bits cleared
RESET	bits 3:0 cleared; bits 7:4 input signals
RESET	all bits cleared
RESET	pointer logic cleared
RESET	pointer logic cleared
RESET	all bits cleared
RESET	all bits cleared
	RESET

Remark: Registers DLL, DLM, SPR, Xon1, Xon2, Xoff1, Xoff2 are not reset by the top-level reset signal RESET, that is, they hold their initialization values during reset.

Table 5 summarizes the state of registers after reset.

Table 5. **Signal RESET functions** 

Signal	Reset control	Reset state
TX	RESET	HIGH
RTS	RESET	HIGH
DTR	RESET	HIGH
RXRDY	RESET	HIGH
TXRDY	RESET	LOW

## 5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.) with 64-byte FIFOs

## 6.5 Interrupts

The SC16C754B has interrupt generation and prioritization (six prioritized levels of interrupts) capability. The Interrupt Enable Register (IER) enables each of the six types of interrupts and the INT signal in response to an interrupt generation. The IER can also disable the interrupt system by clearing bits 7:5 and 3:0. When an interrupt is generated, the IIR indicates that an interrupt is pending and provides the type of interrupt through IIR[5:0]. Table 6 summarizes the interrupt control functions.

Table 6. Interrupt control functions

	morrapi control fanctions					
IIR[5:0]	Priority level	Interrupt type	Interrupt source	Interrupt reset method		
00 0001	None	none	none	none		
00 0110	1	receiver line status	OE, FE, PE, or BI errors occur in characters in the RX FIFO	FE, PE, BI: all erroneous characters are read from the RX FIFO.  OE: read LSR		
00 1100	2	RX time-out	stale data in RX FIFO	read RHR		
00 0100	2	RHR interrupt	DRDY (data ready) (FIFO disable) RX FIFO above trigger level (FIFO enable)	read RHR		
00 0010	3	THR interrupt	TFE (THR empty) (FIFO disable) TX FIFO passes above trigger level (FIFO enable)	read IIR <b>or</b> a write to the THR		
00 0000	4	modem status	MSR[3:0] = 0	read MSR		
01 0000	5	Xoff interrupt	receive Xoff character(s)/special character	receive Xon character(s)/Read of IIR		
10 0000	6	CTS, RTS	RTS pin or CTS pin change state from active (LOW) to inactive (HIGH)	read IIR		


It is important to note that for the framing error, parity error, and break conditions, LSR[7] generates the interrupt. LSR[7] is set when there is an error anywhere in the RX FIFO, and is cleared only when there are no more errors remaining in the FIFO. LSR[4:2] always represent the error status for the received character at the top of the RX FIFO. Reading the RX FIFO updates LSR[4:2] to the appropriate status for the new character at the top of the FIFO. If the RX FIFO is empty, then LSR[4:2] are all zeros.

For the Xoff interrupt, if an Xoff flow character detection caused the interrupt, the interrupt is cleared by an Xon flow character detection. If a special character detection caused the interrupt, the interrupt is cleared by a read of the IIR.

## 5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.) with 64-byte FIFOs


## 6.5.1 Interrupt mode operation

In interrupt mode (if any bit of IER[3:0] is '1') the processor is informed of the status of the receiver and transmitter by an interrupt signal, INT. Therefore, it is not necessary to continuously poll the Line Status Register (LSR) to see if any interrupt needs to be serviced. Figure 9 shows interrupt mode operation.



## 6.5.2 Polled mode operation

In polled mode (IER[3:0] = 0000) the status of the receiver and transmitter can be checked by polling the Line Status Register (LSR). This mode is an alternative to the FIFO interrupt mode of operation where the status of the receiver and transmitter is automatically known by means of interrupts sent to the CPU. Figure 10 shows FIFO polled mode operation.



## 5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.) with 64-byte FIFOs


## 6.6 DMA operation

There are two modes of DMA operation, DMA mode 0 or DMA mode 1, selected by FCR[3].

In DMA mode 0 or FIFO disable (FCR[0] = 0) DMA occurs in single character transfers. In DMA mode 1, multi-character (or block) DMA transfers are managed to relieve the processor for longer periods of time.

#### 6.6.1 Single DMA transfers (DMA mode 0/FIFO disable)

Figure 11 shows TXRDY and RXRDY in DMA mode 0/FIFO disable.



### **Transmitter**

When empty, the TXRDY signal becomes active. TXRDY will go inactive after one character has been loaded into it.


### **6.6.1.2** Receiver

RXRDY is active when there is at least one character in the FIFO. It becomes inactive when the receiver is empty.

## 5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.) with 64-byte FIFOs

## 6.6.2 Block DMA transfers (DMA mode 1)

Figure 12 shows TXRDY and RXRDY in DMA mode 1.



## 6.6.2.1 Transmitter

TXRDY is active when there is a trigger level number of spaces available. It becomes inactive when the FIFO is full.

### 6.6.2.2 Receiver

RXRDY becomes active when the trigger level has been reached, or when a time-out interrupt occurs. It will go inactive when the FIFO is empty or an error in the RX FIFO is flagged by LSR[7].

## 6.7 Sleep mode

Sleep mode is an enhanced feature of the SC16C754B UART. It is enabled when EFR[4], the enhanced functions bit, is set **and** when IER[4] is set. Sleep mode is entered when:

- The serial data input line, RX, is idle (see <u>Section 6.8 "Break and time-out conditions"</u>).
- The TX FIFO and TX shift register are empty.
- There are no interrupts pending except THR and time-out interrupts.

Remark: Sleep mode will not be entered if there is data in the RX FIFO.

In Sleep mode, the UART clock and baud rate clock are stopped. Since most registers are clocked using these clocks, the power consumption is greatly reduced. The UART will wake up when any change is detected on the RX line, when there is any change in the state of the modem input pins, or if data is written to the TX FIFO.

**Remark:** Writing to the divisor latches, DLL and DLM, to set the baud clock, must not be done during Sleep mode. Therefore, it is advisable to disable Sleep mode using IER[4] before writing to DLL or DLM.

SC16C754B\_4 © NXP B.V. 2008. All rights reserved.

## 5 V, 3.3 V and 2.5 V guad UART, 5 Mbit/s (max.) with 64-byte FIFOs

### 6.8 Break and time-out conditions

An RX idle condition is detected when the receiver line, RX, has been HIGH for 4 character time. The receiver line is sampled midway through each bit.

When a break condition occurs, the TX line is pulled LOW. A break condition is activated by setting LCR[6].

## 6.9 Programmable baud rate generator

The SC16C754B UART contains a programmable baud generator that takes any clock input and divides it by a divisor in the range between 1 and  $(2^{16} - 1)$ . An additional divide-by-4 prescaler is also available and can be selected by MCR[7], as shown in Figure 13. The output frequency of the baud rate generator is 16 x the baud rate. The formula for the divisor is given in Equation 1:


$$divisor = \frac{\left(\frac{XTAL1\ crystal\ input\ frequency}{prescaler}\right)}{(desired\ baud\ rate\ \times 16)} \tag{1}$$

Where:

prescaler = 1, when MCR[7] is set to 0 after reset (divide-by-1 clock selected) prescaler = 4, when MCR[7] is set to 1 after reset (divide-by-4 clock selected).

Remark: The default value of prescaler after reset is divide-by-1.

Figure 13 shows the internal prescaler and baud rate generator circuitry.



DLL and DLM must be written to in order to program the baud rate. DLL and DLM are the least significant and most significant byte of the baud rate divisor. If DLL and DLM are both zero, the UART is effectively disabled, as no baud clock will be generated.

Remark: The programmable baud rate generator is provided to select both the transmit and receive clock rates.

Table 7 and Table 8 show the baud rate and divisor correlation for crystal with frequency 1.8432 MHz and 3.072 MHz, respectively.

19 of 51

Figure 14 shows the crystal clock circuit reference.

SC16C754B 4 © NXP B.V. 2008. All rights reserved. Rev. 04 — 6 October 2008

**Product data sheet** 

## 5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.) with 64-byte FIFOs


Table 7. Baud rates using a 1.8432 MHz crystal

Desired baud rate	Divisor used to generate 16× clock	Percent error difference between desired and actual
50	2304	
75	1536	
110	1047	0.026
134.5	857	0.058
150	768	
300	384	
600	192	
1200	96	
1800	64	
2000	58	0.69
2400	48	
3600	32	
4800	24	
7200	16	
9600	12	
19200	6	
38400	3	
56000	2	2.86

Table 8. Baud rates using a 3.072 MHz crystal

Desired baud rate	Divisor used to generate 16× clock	Percent error difference between desired and actual
50	3840	
75	2560	
110	1745	0.026
134.5	1428	0.034
150	1280	
300	640	
600	320	
1200	160	
1800	107	0.312
2000	96	
2400	80	
3600	53	0.628
4800	40	
7200	27	1.23
9600	20	
19200	10	
38400	5	

## 5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.) with 64-byte FIFOs



## 7. Register descriptions

Each register is selected using address lines A0, A1, A2, and in some cases, bits from other registers. The programming combinations for register selection are shown in Table 9.

Table 9. Register map - read/write properties

A2	<b>A</b> 1	Α0	Read mode	Write mode
0	0	0	Receive Holding Register (RHR)	Transmit Holding Register (THR)
0	0	1	Interrupt Enable Register (IER)	Interrupt Enable Register (IER)
0	1	0	Interrupt Identification Register (IIR)	FIFO Control Register (FCR)
0	1	1	Line Control Register (LCR)	Line Control Register (LCR)
1	0	0	Modem Control Register (MCR)[1]	Modem Control Register (MCR)[1]
1	0	1	Line Status Register (LSR)	not applicable
1	1	0	Modem Status Register (MSR)	not applicable
1	1	1	ScratchPad Register (SPR)	ScratchPad Register (SPR)
0	0	0	Divisor Latch LSB (DLL)[2][3]	Divisor Latch LSB (DLL)[2][3]
0	0	1	Divisor Latch MSB (DLM)[2][3]	Divisor Latch MSB (DLM)[2][3]
0	1	0	Enhanced Feature Register (EFR)[2][4]	Enhanced Feature Register (EFR)[2][4]
1	0	0	Xon1 word[2][4]	Xon1 word[2][4]
1	0	1	Xon2 word[2][4]	Xon2 word[2][4]
1	1	0	Xoff1 word[2][4]	Xoff1 word[2][4]
1	1	1	Xoff2 word[2][4]	Xoff2 word[2][4]
1	1	0	Transmission Control Register (TCR)[2][5]	Transmission Control Register (TCR)[2][5]
1	1	1	Trigger Level Register (TLR)[2][5]	Trigger Level Register (TLR)[2][5]
1	1	1	FIFO ready register <sup>[2][6]</sup>	

- [1] MCR[7] can only be modified when EFR[4] is set.
- [2] Accessed by a combination of address pins and register bits.
- [3] Accessible only when LCR[7] is logic 1.
- [4] Accessible only when LCR is set to 1011 1111 (BFh).
- [5] Accessible only when EFR[4] = 1 and MCR[6] = 1, that is, EFR[4] and MCR[6] are read/write enables.
- [6] Accessible only when  $\overline{\text{CSA}}$  to  $\overline{\text{CSD}}$  = 0, MCR[2] = 1, and loopback is disabled (MCR[4] = 0).

SC16C754B\_4 © NXP B.V. 2008. All rights reserved.

## 5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.) with 64-byte FIFOs

Table 10 lists and describes the SC16C754B internal registers.

Table 10. SC16C754B internal registers

<b>\2</b>	<b>A</b> 1	Α0	Register	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Read Write
Ger	nera	l reg	ister set <sup>[1]</sup>									
)	0	0	RHR	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	R
)	0	0	THR	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	W
)	0	1	IER	0/CTS interrupt enable[2]	0/RTS interrupt enable[2]	0/Xoff[2]	0/X Sleep mode <sup>[2]</sup>	modem status interrupt	receive line status interrupt	THR empty interrupt	RX data available interrupt	R/W
)	1	0	FCR	RX trigger level (MSB)	RX trigger level (LSB)	0/TX trigger level (MSB)[2]	0/TX trigger level (LSB)[2]	DMA mode select	TX FIFO reset	RX FIFO reset	FIFO enable	W
)	1	0	IIR	FCR[0]	FCR[0]	0/CTS, RTS	0/Xoff	interrupt priority bit 2	interrupt priority bit 1	interrupt priority bit 0	interrupt status	R
)	1	1	LCR	DLAB	break control bit	set parity	parity type select	parity enable	number of stop bits	word length bit 1	word length bit 0	R/W
1	0	0	MCR	1× or 1× / 4 clock[2]	TCR and TLR enable <sup>[2]</sup>	0/Xon Any [2]	0/enable loopback	IRQ enable OP	FIFO ready enable	RTS	DTR	R/W
1	0	1	LSR	0/error in RX FIFO	THR and TSR empty	THR empty	break interrupt	framing error	parity error	overrun error	data in receiver	R
1	1	0	MSR	CD	RI	DSR	CTS	ΔCD	ΔRI	ΔDSR	ΔCTS	R
1	1	1	SPR	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	R/W
1	1	0	TCR	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	R/W
1	1	1	TLR	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	R/W
1	1	1	FIFO Rdy	RX FIFO D status	RX FIFO C status	RX FIFO B status	RX FIFO A status	TX FIFO D status	TX FIFO C status	TX FIFO B status	TX FIFO A status	R
Spe	ecial	regi	ster set[3]									
)	0	0	DLL	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	R/W
)	0	1	DLM	bit 15	bit 14	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8	R/W
Enh	nanc	ed r	egister se	[4]								
)	1	0	EFR	auto-CTS	auto-RTS	special character detect	enable enhanced functions [2]	software flow control bit 3	software flow control bit 2	software flow control bit 1	software flow control bit 0	R/W
1	0	0	Xon1	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	R/W
	0	1	Xon2	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	R/W
1	1	0	Xoff1	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	R/W
1	1	1	Xoff2	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	R/W

<sup>[1]</sup> These registers are accessible only when LCR[7] = 0.

SC16C754B\_4 © NXP B.V. 2008. All rights reserved. Rev. 04 — 6 October 2008

<sup>[2]</sup> This bit can only be modified if register bit EFR[4] is enabled, that is, if enhanced functions are enabled.

The Special register set is accessible only when LCR[7] is set to a logic 1.

<sup>[4]</sup> Enhanced feature register; Xon1/Xon2 and Xoff1/Xoff2 are accessible only when LCR is set to BFh.

## 5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.) with 64-byte FIFOs

Remark: Refer to the notes under Table 9 for more register access information.

## 7.1 Receiver Holding Register (RHR)

The receiver section consists of the Receiver Holding Register (RHR) and the Receiver Shift Register (RSR). The RHR is actually a 64-byte FIFO. The RSR receives serial data from the RX terminal. The data is converted to parallel data and moved to the RHR. The receiver section is controlled by the Line Control Register (LCR). If the FIFO is disabled, location zero of the FIFO is used to store the characters.

Remark: In this case, characters are overwritten if overflow occurs.

If overflow occurs, characters are lost. The RHR also stores the error status bits associated with each character.

## 7.2 Transmit Holding Register (THR)

The transmitter section consists of the Transmit Holding Register (THR) and the Transmit Shift Register (TSR). The THR is actually a 64-byte FIFO. The THR receives data and shifts it into the TSR, where it is converted to serial data and moved out on the TX terminal. If the FIFO is disabled, the FIFO is still used to store the byte. Characters are lost if overflow occurs.

## 5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.) with 64-byte FIFOs

## 7.3 FIFO Control Register (FCR)

This is a write-only register that is used for enabling the FIFOs, clearing the FIFOs, setting transmitter and receiver trigger levels, and selecting the type of DMA signalling. Table 11 shows FIFO control register bit settings.

Table 11. FIFO control register bits description

Bit	Symbol	Description
7:6	FCR[7] (MSB), FCR[6] (LSB)	RX trigger. Sets the trigger level for the RX FIFO. <b>00</b> — 8 characters
		<b>01</b> — 16 characters
		10 — 56 characters
		11 — 60 characters
5:4	FCR[5] (MSB), FCR[4] (LSB)	TX trigger. Sets the trigger level for the TX FIFO.
	FCK[4] (LSB)	<b>00</b> — 8 spaces
		<b>01</b> — 16 spaces
		10 — 32 spaces
		11 — 56 spaces
		FCR[5:4] can only be modified and enabled when EFR[4] is set. This is because the transmit trigger level is regarded as an enhanced function.
3	FCR[3]	DMA mode select.
		logic 0 = set DMA mode 0
		logic 1 = set DMA mode 1
2	FCR[2]	Reset TX FIFO.
		logic 0 = no FIFO transmit reset (normal default condition)
		logic 1 = clears the contents of the transmit FIFO and resets the FIFO counter logic (the transmit shift register is not cleared or altered). This bit will return to a logic 0 after clearing the FIFO.
1	FCR[1]	Reset RX FIFO.
		logic 0 = no FIFO receive reset (normal default condition)
		logic 1 = clears the contents of the receive FIFO and resets the FIFO counter logic (the receive shift register is not cleared or altered). This bit will return to a logic 0 after clearing the FIFO.
0	FCR[0]	FIFO enable.
		logic 0 = disable the transmit and receive FIFO (normal default condition)
		logic 1 = enable the transmit and receive FIFO

## 5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.) with 64-byte FIFOs

## 7.4 Line Control Register (LCR)

This register controls the data communication format. The word length, number of stop bits, and parity type are selected by writing the appropriate bits to the LCR. <u>Table 12</u> shows the line control register bit settings.

Table 12. Line control register bits description

Bit	Symbol	Description
7	LCR[7]	Divisor latch enable.
		logic 0 = divisor latch disabled (normal default condition)
		logic 1 = divisor latch enabled
6	LCR[6]	Break control bit. When enabled, the Break control bit causes a break condition to be transmitted (the TX output is forced to a logic 0 state). This condition exists until disabled by setting LCR[6] to a logic 0.
		logic 0 = no TX break condition (normal default condition)
		logic 1 = forces the transmitter output (TX) to a logic 0 to alert the communication terminal to a line break condition
5	LCR[5]	Set parity. LCR[5] selects the forced parity format (if LCR[3] = 1).
		logic 0 = parity is not forced (normal default condition)
		LCR[5] = logic 1 <b>and</b> LCR[4] = logic 0: parity bit is forced to a logic 1 for the transmit and receive data
		LCR[5] = logic 1 <b>and</b> LCR[4] = logic 1: parity bit is forced to a logic 0 for the transmit and receive data
4	LCR[4]	Parity type select.
		logic 0 = odd parity is generated (if LCR[3] = 1)
		logic 1 = even parity is generated (if LCR[3] = 1)
3	LCR[3]	Parity enable.
		logic 0 = no parity (normal default condition)
		logic 1 = a parity bit is generated during transmission and the receiver checks for received parity
2	LCR[2]	Number of stop bits. Specifies the number of stop bits.
		0 = 1 stop bit (word length = 5, 6, 7, 8)
		1 = 1.5 stop bits (word length = 5)
		1 = 2 stop bits (word length = 6, 7, 8)
1:0	LCR[1:0]	Word length bits 1, 0. These two bits specify the word length to be transmitted or received.
		<b>00</b> — 5 bits
		<b>01</b> — 6 bits
		<b>10</b> — 7 bits
		<b>11</b> — 8 bits

## 5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.) with 64-byte FIFOs

## 7.5 Line Status Register (LSR)

Table 13 shows the line status register bit settings.

Table 13. Line status register bits description

Bit	Symbol	Description
7	LSR[7]	FIFO data error.
		logic 0 = no error (normal default condition)
		logic 1 = at least one parity error, framing error, or break indication is in the receiver FIFO. This bit is cleared when no more errors are present in the FIFO.
6	LSR[6]	THR and TSR empty. This bit is the Transmit Empty indicator.
		logic 0 = transmitter hold <b>and</b> shift registers are not empty
		logic 1 = transmitter hold <b>and</b> shift registers are empty
5	LSR[5]	THR empty. This bit is the Transmit Holding Register Empty indicator.
		logic 0 = Transmit Hold Register is <b>not</b> empty
		logic 1 = Transmit Hold Register is empty. The processor can now load up to 64 bytes of data into the THR if the TX FIFO is enabled.
4	LSR[4]	Break interrupt.
		logic 0 = no break condition (normal default condition)
		logic 1 = a break condition occurred and associated byte is 00, that is, RX was LOW for one character time frame
3	LSR[3]	Framing error.
		logic 0 = no framing error in data being read from RX FIFO (normal default condition)
		logic 1 = framing error occurred in data being read from RX FIFO, that is, received data did not have a valid stop bit
2	LSR[2]	Parity error.
		logic 0 = no parity error (normal default condition)
		logic 1 = parity error in data being read from RX FIFO
1	LSR[1]	Overrun error.
		logic 0 = no overrun error (normal default condition)
		logic 1 = overrun error has occurred
0	LSR[0]	Data in receiver.
		logic 0 = no data in receive FIFO (normal default condition)
		logic 1 = at least one character in the RX FIFO

When the LSR is read, LSR[4:2] reflect the error bits (BI, FE, PE) of the character at the top of the RX FIFO (next character to be read). The LSR[4:2] registers do not physically exist, as the data read from the RX FIFO is output directly onto the output data bus, DI[4:2], when the LSR is read. Therefore, errors in a character are identified by reading the LSR and then reading the RHR.

LSR[7] is set when there is an error anywhere in the RX FIFO, and is cleared only when there are no more errors remaining in the FIFO.

Reading the LSR does not cause an increment of the RX FIFO read pointer. The RX FIFO read pointer is incremented by reading the RHR.

## 5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.) with 64-byte FIFOs

## 7.6 Modem Control Register (MCR)

The MCR controls the interface with the modem, data set, or peripheral device that is emulating the modem. Table 14 shows modem control register bit settings.

Table 14. Modem control register bits description

Bit	Symbol	Description
7	MCR[7][1]	Clock select.
		logic 0 = divide-by-1 clock input
		logic 1 = divide-by-4 clock input
6	MCR[6][1]	TCR and TLR enable.
		logic 0 = no action
		logic 1 = enable access to the TCR and TLR registers
5	MCR[5][1]	Xon Any.
		logic 0 = disable Xon Any function
		logic 1 = enable Xon Any function
4	MCR[4]	Enable loopback.
		logic 0 = normal operating mode
		logic 1 = enable local loopback mode (internal). In this mode the MCR[3:0] signals are looped back into MSR[7:4] and the TX output is looped back to the RX input internally.
3	MCR[3]	IRQ enable OP.
		logic 0 = forces INTA to INTD outputs to the 3-state mode and OP output to HIGH state
		logic 1 = forces the INTA to INTD outputs to the active state and OP output to LOW state. In loopback mode, controls MSR[7].
2	MCR[2]	FIFO Ready enable.
		logic 0 = disable the FIFO Rdy register
		logic 1 = enable the FIFO Rdy register. In loopback mode, controls MSR[6].
1	MCR[1]	RTS
		logic $0 = \text{force } \overline{\text{RTS}}$ output to inactive (HIGH)
		logic 1 = force $\overline{\text{RTS}}$ output to active (LOW). In loopback mode, controls MSR[4]. If auto- $\overline{\text{RTS}}$ is enabled, the $\overline{\text{RTS}}$ output is controlled by hardware flow control.
0	MCR[0]	DTR
		logic $0 = \text{force } \overline{\text{DTR}}$ output to inactive (HIGH)
		logic 1 = force $\overline{DTR}$ output to active (LOW). In loopback mode, controls MSR[5].

<sup>[1]</sup> MCR[7:5] can only be modified when EFR[4] is set, that is, EFR[4] is a write enable.

## 5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.) with 64-byte FIFOs

## 7.7 Modem Status Register (MSR)

This 8-bit register provides information about the current state of the control lines from the modem, data set, or peripheral device to the processor. It also indicates when a control input from the modem changes state. <u>Table 15</u> shows modem status register bit settings per channel.

Table 15. Modem status register bits description

D:4	0	B
Bit	Symbol	Description
7	MSR[7][1]	CD (active HIGH, logic 1). This bit is the complement of the $\overline{\text{CD}}$ input during normal mode. During internal loopback mode, it is equivalent to MCR[3].
6	MSR[6][1]	RI (active HIGH, logic 1). This bit is the complement of the $\overline{\text{RI}}$ input during normal mode. During internal loopback mode, it is equivalent to MCR[2].
5	MSR[5][1]	DSR (active HIGH, logic 1). This bit is the complement of the $\overline{\text{DSR}}$ input during normal mode. During internal loopback mode, it is equivalent MCR[0].
4	MSR[4] <sup>[1]</sup>	CTS (active HIGH, logic 1). This bit is the complement of the CTS input during normal mode. During internal loopback mode, it is equivalent to MCR[1].
3	MSR[3]	$\Delta CD.$ Indicates that $\overline{CD}$ input (or MCR[3] in loopback mode) has changed state. Cleared on a read.
2	MSR[2]	$\Delta RI.$ Indicates that $\overline{RI}$ input (or MCR[2] in loopback mode) has changed state from LOW to HIGH. Cleared on a read.
1	MSR[1]	$\Delta DSR.$ Indicates that $\overline{DSR}$ input (or MCR[0] in loopback mode) has changed state. Cleared on a read.
0	MSR[0]	$\Delta \text{CTS}.$ Indicates that CTS input (or MCR[1] in loopback mode) has changed state. Cleared on a read.

<sup>[1]</sup> The primary inputs  $\overline{RI}$ ,  $\overline{CD}$ ,  $\overline{CTS}$ ,  $\overline{DSR}$  are all active LOW, but their registered equivalents in the MSR and MCR (in loopback) registers are active HIGH.

## 5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.) with 64-byte FIFOs

## 7.8 Interrupt Enable Register (IER)

The Interrupt Enable Register (IER) enables each of the six types of interrupt, receiver error, RHR interrupt, THR interrupt, Xoff received, or CTS/RTS change of state from LOW to HIGH. The INT output signal is activated in response to interrupt generation. <a href="Table 16">Table 16</a> shows the interrupt enable register bit settings.

Table 16. Interrupt enable register bits description

Bit	Symbol	Description
7	IER[7][1]	$\overline{\text{CTS}}$ interrupt enable.  logic 0 = disable the $\overline{\text{CTS}}$ interrupt (normal default condition)  logic 1 = enable the $\overline{\text{CTS}}$ interrupt
6	IER[6][1]	$\overline{RTS}$ interrupt enable.  logic 0 = disable the $\overline{RTS}$ interrupt (normal default condition)  logic 1 = enable the $\overline{RTS}$ interrupt
5	IER[5][1]	Xoff interrupt.  logic 0 = disable the Xoff interrupt (normal default condition)  logic 1 = enable the Xoff interrupt
4	IER[4][1]	Sleep mode.  logic 0 = disable Sleep mode (normal default condition)  logic 1 = enable Sleep mode. See Section 6.7 "Sleep mode" for details.
3	IER[3]	Modem status interrupt.  logic 0 = disable the modem status register interrupt (normal default condition)  logic 1 = enable the modem status register interrupt
2	IER[2]	Receive line status interrupt.  logic 0 = disable the receiver line status interrupt (normal default condition)  logic 1 = enable the receiver line status interrupt
1	IER[1]	Transmit holding register interrupt.  logic 0 = disable the THR interrupt (normal default condition)  logic 1 = enable the THR interrupt
0	IER[0]	Receive holding register interrupt.  logic 0 = disable the RHR interrupt (normal default condition)  logic 1 = enable the RHR interrupt

<sup>[1]</sup> IER[7:4] can only be modified if EFR[4] is set, that is, EFR[4] is a write enable. Re-enabling IER[1] will cause a new interrupt if the THR is below the threshold.

## 5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.) with 64-byte FIFOs

## 7.9 Interrupt Identification Register (IIR)

The IIR is a read-only 8-bit register which provides the source of the interrupt in a prioritized manner. Table 17 shows interrupt identification register bit settings.

Table 17. Interrupt identification register bits description

Bit	Symbol	Description			
7:6	IIR[7:6]	Mirror the contents of FCR[0].			
5	IIR[5]	RTS/CTS LOW-to-HIGH change of state.			
4	IIR[4]	1 = Xoff/special character has been detected.			
3:1	IIR[3:1]	3-bit encoded interrupt. See <u>Table 18</u> .			
0	IIR[0]	Interrupt status.			
		logic 0 = an interrupt is pending			
		logic 1 = no interrupt is pending			

The interrupt priority list is shown in Table 18.

Table 18. Interrupt priority list

Priority level	IIR[5]	IIR[4]	IIR[3]	IIR[2]	IIR[1]	IIR[0]	Source of the interrupt
1	0	0	0	1	1	0	Receiver line status error
2	0	0	1	1	0	0	Receiver time-out interrupt
2	0	0	0	1	0	0	RHR interrupt
3	0	0	0	0	1	0	THR interrupt
4	0	0	0	0	0	0	Modem interrupt
5	0	1	0	0	0	0	Received Xoff signal/ special character
6	1	0	0	0	0	0	CTS, RTS change of state from active (LOW) to inactive (HIGH)

This 8-bit register enables or disables the enhanced features of the UART. Table 19 shows the enhanced feature register bit settings.

5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.) with 64-byte FIFOs

Table 19. Enhanced feature register bits description

7.10 Enhanced Feature Register (EFR)

Bit	Symbol	Description
7	EFR[7]	CTS flow control enable.
		logic $0 = \overline{CTS}$ flow control is disabled (normal default condition)
		logic 1 = $\overline{\text{CTS}}$ flow control is enabled. Transmission will stop when a HIGH signal is detected on the $\overline{\text{CTS}}$ pin.
6	EFR[6]	RTS flow control enable.
		logic $0 = \overline{RTS}$ flow control is disabled (normal default condition)
		logic 1 = $\overline{\text{RTS}}$ flow control is enabled. The $\overline{\text{RTS}}$ pin goes HIGH when the receiver FIFO HALT trigger level TCR[3:0] is reached, and goes LOW when the receiver FIFO RESUME transmission trigger level TCR[7:4] is reached.
5	EFR[5]	Special character detect.
		logic 0 = special character detect disabled (normal default condition)
		logic 1 = special character detect enabled. Received data is compared with Xoff2 data. If a match occurs, the received data is transferred to FIFO and IIR[4] is set to a logic 1 to indicate a special character has been detected.
4	EFR[4]	Enhanced functions enable bit.
		logic 0 = disables enhanced functions and writing to IER[7:4], FCR[5:4], MCR[7:5].
		logic 1 = enables the enhanced function IER[7:4], FCR[5:4], and MCR[7:5] can be modified, that is, this bit is therefore a write enable.
3:0	EFR[3:0]	Combinations of software flow control can be selected by programming these bits. See <u>Table 3 "Software flow control options (EFR[3:0])"</u> .

## 7.11 Divisor latches (DLL, DLM)

These are two 8-bit registers which store the 16-bit divisor for generation of the baud clock in the baud rate generator. DLM stores the most significant part of the divisor. DLL stores the least significant part of the divisor.

Note that DLL and DLM can only be written to before Sleep mode is enabled, that is, before IER[4] is set.

Rev. 04 — 6 October 2008 31 of 51

## 5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.) with 64-byte FIFOs

## 7.12 Transmission Control Register (TCR)

This 8-bit register is used to store the RX FIFO threshold levels to stop/start transmission during hardware/software flow control. <u>Table 20</u> shows transmission control register bit settings.

Table 20. Transmission control register bits description

Bit	Symbol	Description
7:4	TCR[7:4]	RX FIFO trigger level to <b>resume</b> transmission [(0 to 60) bytes].
3:0	TCR[3:0]	RX FIFO trigger level to halt transmission [(0 to 60) bytes].

TCR trigger levels are available from 0 to 60 bytes with a granularity of four.

**Remark:** TCR can only be written to when EFR[4] = 1 and MCR[6] = 1. The programmer must program the TCR such that TCR[3:0] > TCR[7:4]. There is no built-in hardware check to make sure this condition is met. Also, the TCR must be programmed with this condition before auto- $\overline{\text{RTS}}$  or software flow control is enabled to avoid spurious operation of the device.

## 7.13 Trigger Level Register (TLR)

This 8-bit register is used to store the transmit and received FIFO trigger levels used for DMA and interrupt generation. Trigger levels from 4 to 60 can be programmed with a granularity of 4. Table 21 shows trigger level register bit settings.

Table 21. Trigger level register bits description

Bit	Symbol	Description
7:4	TLR[7:4]	RX FIFO trigger levels (4 to 60), number of characters available.
3:0	TLR[3:0]	TX FIFO trigger levels (4 to 60), number of spaces available.

**Remark:** TLR can only be written to when EFR[4] = 1 and MCR[6] = 1. If TLR[3:0] or TLR[7:4] are logic 0, the selectable trigger levels via the FIFO Control Register (FCR) are used for the transmit and receive FIFO trigger levels. Trigger levels from 4 to 60 bytes are available with a granularity of four. The TLR should be programmed for  $^{N}_{4}$ , where N is the desired trigger level.

## 7.14 FIFO Ready register (FIFO Rdy)

The FIFO Rdy register provides real-time status of the transmit and receive FIFOs of both channels.

Table 22. FIFO ready register bits description

Bit	Symbol	Description
7:4 FIFO Rdy[7:4]		0 = there are less than a RX trigger level number of characters in the RX FIFO
		1 = the RX FIFO has more than a RX trigger level number of characters available for reading <b>or</b> a time-out condition has occurred
3:0	FIFO Rdy[3:0]	0 = there are less than a TX trigger level number of spaces available in the TX FIFO
		1 = there are at least a TX trigger level number of spaces available in the TX FIFO

SC16C754B\_4 © NXP B.V. 2008. All rights reserved.

## 5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.) with 64-byte FIFOs

The FIFO ready register is a read-only register that can be accessed when any of the four UARTs is selected  $\overline{CSA}$  to  $\overline{CSD} = 0$ , MCR[2] (FIFO Rdy Enable) is a logic 1, and loopback is disabled. The address is 111.

## 8. Programmer's guide

The base set of registers that is used during high-speed data transfer have a straightforward access method. The extended function registers require special access bits to be decoded along with the address lines. The following guide will help with programming these registers. Note that the descriptions below are for individual register access. Some streamlining through interleaving can be obtained when programming all the registers.

Table 23. Register programming guide

Command	Actions
set baud rate to VALUE1, VALUE2	read LCR (03h), save in temp set LCR (03h) to 80h set DLL (00h) to VALUE1 set DLM (01h) to VALUE2 set LCR (03h) to temp
set Xoff1, Xon1 to VALUE1, VALUE2	read LCR (03h), save in temp set LCR (03h) to BFh set Xoff1 (06h) to VALUE1 set Xon1 (04h) to VALUE2 set LCR (03h) to temp
set Xoff2, Xon2 to VALUE1, VALUE2	read LCR (03h), save in temp set LCR (03h) to BFh set Xoff2 (07h) to VALUE1 set Xon2 (05h) to VALUE2 set LCR (03h) to temp
set software flow control mode to VALUE	read LCR (03h), save in temp set LCR (03h) to BFh set EFR (02h) to VALUE set LCR (03h) to temp
set flow control threshold to VALUE	read LCR (03h), save in temp1 set LCR (03h) to BFh read EFR (02h), save in temp2 set EFR (02h) to 10h + temp2 set LCR (03h) to 00h read MCR (04h), save in temp3 set MCR (04h) to 40h + temp3 set TCR (06h) to VALUE set MCR (04h) to temp3 set LCR (03h) to BFh set EFR (02h) to temp2 set LCR (03h) to temp1

SC16C754B\_4 © NXP B.V. 2008. All rights reserved.

## 5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.) with 64-byte FIFOs

Table 23. Register programming guide ...continued

Command	Actions				
set TX FIFO and RX FIFO thresholds to VALUE	read LCR (03h), save in temp1 set LCR (03h) to BFh				
	read EFR (02h), save in temp2				
	set EFR (02h) to 10h + temp2				
	set LCR (03h) to 00h				
	read MCR (04h), save in temp3				
	set MCR (04h) to 40h + temp3				
	set TLR (07h) to VALUE				
	set MCR (04h) to temp3				
	set LCR (03h) to BFh				
	set EFR (02h) to temp2				
	set LCR (03h) to temp1				
read FIFO Rdy register	read MCR (04h), save in temp1				
, ,	set temp2 = temp1 × EFh [1]				
	set MCR (04h) = 40h + temp2				
	read FFR (07h), save in temp2				
	pass temp2 back to host				
	set MCR (04h) to temp1				
set prescaler value to divide-by-1	read LCR (03h), save in temp1				
	set LCR (03h) to BFh				
	read EFR (02h), save in temp2				
	set EFR (02h) to 10h + temp2				
	set LCR (03h) to 00h				
	read MCR (04h), save in temp3				
	set MCR (04h) to temp3 $\times$ 7Fh [1]				
	set LCR (03h) to BFh				
	set EFR (02h) to temp2				
	set LCR (03h) to temp1				
set prescaler value to divide-by-4	read LCR (03h), save in temp1				
	set LCR (03h) to BF				
	read EFR (02h), save in temp2				
	set EFR (02h) to 10h + temp2				
	set LCR (03h) to 00h				
	read MCR (04)h, save in temp3				
	set MCR (04h) to temp3 + 80h				
	set LCR (03)h to BFh				
	set EFR (02h) to temp2				

<sup>[1]</sup>  $\times$  sign here means bit-AND.

## 5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.) with 64-byte FIFOs

## Limiting values

Table 24. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{CC}$	supply voltage		-	7	V
V <sub>n</sub>	voltage on any other pin	at D7 to D0	GND - 0.3	$V_{CC} + 0.3$	V
		at any input only pin	GND - 0.3	5.3	V
T <sub>amb</sub>	ambient temperature	operating in free-air	-40	+85	°C
T <sub>stg</sub>	storage temperature		-65	+150	°C

## 5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.) with 64-byte FIFOs

## 10. Static characteristics

Table 25. Static characteristics

Tolerance of  $V_{CC} \pm 10$  %, unless otherwise specified.

Symbol	Parameter	Conditions		V <sub>CC</sub> = 2.5 V			V <sub>CC</sub> = 3.3 V and 5 V			Unit
				Min	Тур	Max	Min	Тур	Max	
V <sub>CC</sub>	supply voltage			V <sub>CC</sub> – 10 %	V <sub>CC</sub>	V <sub>CC</sub> + 10 %	V <sub>CC</sub> – 10 %	$V_{CC}$	V <sub>CC</sub> + 10 %	V
VI	input voltage			0	-	$V_{CC}$	0	-	$V_{CC}$	V
V <sub>IH</sub>	HIGH-level input voltage		<u>[1]</u>	1.6	-	$V_{CC}$	2.0	-	$V_{CC}$	V
V <sub>IL</sub>	LOW-level input voltage		<u>[1]</u>	-	-	0.65	-	-	0.8	V
Vo	output voltage		[2]	0	-	$V_{CC}$	0	-	$V_{CC}$	V
V <sub>OH</sub>	HIGH-level output voltage	$I_{OH} = -8 \text{ mA}$	[3]	-	-	-	2.0	-	-	V
		$I_{OH} = -4 \text{ mA}$	<u>[4]</u>	-	-	-	2.0	-	-	V
		$I_{OH} = -800 \mu A$	<u>[3]</u>	1.85	-	-	-	-	-	V
		$I_{OH} = -400 \mu A$	<u>[4]</u>	1.85	-	-	-	-	-	V
$V_{OL}$	LOW-level output voltage <sup>[5]</sup>	$I_{OL} = 8 \text{ mA}$	<u>[3]</u>	-	-	-	-	-	0.4	V
		$I_{OL} = 4 \text{ mA}$	<u>[4]</u>	-	-	-	-	-	0.4	V
		$I_{OL} = 2 \text{ mA}$	<u>[3]</u>	-	-	0.4	-	-	-	V
		$I_{OL} = 1.6 \text{ mA}$	<u>[4]</u>	-	-	0.4	-	-	-	V
Ci	input capacitance			-	-	18	-	-	18	pF
T <sub>amb</sub>	ambient temperature	operating in free air		-40	+25	+85	-40	+25	+85	°C
Tj	junction temperature		[6]	0	25	125	0	25	125	°C
f <sub>(i)XTAL1</sub>	crystal input frequency		[7]	-	-	50	-	-	80	MHz
δ	clock duty cycle			-	50	-	-	50	-	%
I <sub>CC</sub>	supply current	f = 5 MHz	[8]	-	-	4.5	-	-	6	mΑ
I <sub>CC(sleep)</sub>	sleep mode supply current		[9]	-	200	-	-	200	-	μΑ

- [1] Meets TTL levels,  $V_{io(min)} = 2 \text{ V}$  and  $V_{IH(max)} = 0.8 \text{ V}$  on non-hysteresis inputs.
- [2] Applies for external output buffers.
- [3] These parameters apply for D7 to D0.
- [4] These parameters apply for DTRA, DTRB, INIA, INTB, RTSA, RTSB, RXRDYA, RXRDYB, TXRDYA, TXRDYB, TXA, TXB.
- [5] Except XTAL2,  $V_{OL} = 1 \text{ V typical}$ .
- [6] These junction temperatures reflect simulated conditions. Absolute maximum junction temperature is 150 °C. The customer is responsible for verifying junction temperature.
- [7] Applies to external clock; crystal oscillator max. 24 MHz.
- [8] Measurement condition, normal operation other than Sleep mode: V<sub>CC</sub> = 3.3 V; T<sub>amb</sub> = 25 °C. Full duplex serial activity on all two serial (UART) channels at the clock frequency specified in the recommended operating conditions with divisor of 1.
- [9] When using crystal oscillator. The use of an external clock will increase the sleep current.

SC16C754B\_4 © NXP B.V. 2008. All rights reserved.

### 5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.) with 64-byte FIFOs

# 11. Dynamic characteristics

Table 26. Dynamic characteristics


 $T_{amb} = -40 \,^{\circ}C$  to +85  $^{\circ}C$ ; tolerance of  $V_{CC} \pm 10$  %, unless otherwise specified.


Symbol	Parameter	Conditions		V <sub>CC</sub> :	= 2.5 V	V <sub>CC</sub> :	= 3.3 V	V <sub>CC</sub> :	= 5.0 V	Unit
				Min	Max	Min	Max	Min	Max	
$t_{WL}$	pulse width LOW			10	-	6	-	6	-	ns
t <sub>WH</sub>	pulse width HIGH			10	-	6	-	6	-	ns
f <sub>XTAL</sub>	oscillator/clock frequency		[1][2]	-	48	-	80		80	MHz
t <sub>6s</sub>	address set-up time			0	-	0	-	0	-	ns
t <sub>6h</sub>	address hold time			0	-	0	-	0	-	ns
t <sub>7d</sub>	IOR delay from chip select			10	-	10	-	10	-	ns
t <sub>7w</sub>	IOR strobe width	25 pF load		90	-	26	-	23	-	ns
t <sub>7h</sub>	chip select hold time from $\overline{IOR}$			0	-	0	-	0	-	ns
t <sub>9d</sub>	read cycle delay	25 pF load		20	-	20	-	20	-	ns
t <sub>12d</sub>	delay from IOR to data	25 pF load		-	90	-	26	-	23	ns
t <sub>12h</sub>	data disable time	25 pF load		-	15	-	15	-	15	ns
t <sub>13d</sub>	IOW delay from chip select			10	-	10	-	10	-	ns
t <sub>13w</sub>	IOW strobe width			20	-	20	-	15	-	ns
t <sub>13h</sub>	chip select hold time from $\overline{\text{IOW}}$			0	-	0	-	0	-	ns
t <sub>15d</sub>	write cycle delay			25	-	25	-	20	-	ns
t <sub>16s</sub>	data set-up time			20	-	15	-	15	-	ns
t <sub>16h</sub>	data hold time			15	-	5	-	5	-	ns
t <sub>17d</sub>	delay from $\overline{\text{IOW}}$ to output	25 pF load		-	100	-	33	-	29	ns
t <sub>18d</sub>	delay to set interrupt from Modem input	25 pF load		-	100	-	24	-	23	ns
t <sub>19d</sub>	delay to reset interrupt from IOR	25 pF load		-	100	-	24	-	23	ns
t <sub>20d</sub>	delay from stop to set interrupt			-	1T <sub>RCLK</sub>	-	1T <sub>RCLK</sub>	-	1T <sub>RCLK</sub>	ns
t <sub>21d</sub>	delay from $\overline{IOR}$ to reset interrupt	25 pF load		-	100	-	29	-	28	ns
t <sub>22d</sub>	delay from start to set interrupt			-	100	-	45	-	40	ns
t <sub>23d</sub>	delay from $\overline{\text{IOW}}$ to transmit start			8T <sub>RCLK</sub>	24T <sub>RCLK</sub>	8T <sub>RCLK</sub>	24T <sub>RCLK</sub>	8T <sub>RCLK</sub>	24T <sub>RCLK</sub>	ns
t <sub>24d</sub>	delay from $\overline{\text{IOW}}$ to reset interrupt			-	100	-	45	-	40	ns
t <sub>25d</sub>	delay from stop to set RXRDY			-	1T <sub>RCLK</sub>	-	1T <sub>RCLK</sub>	-	1T <sub>RCLK</sub>	ns
t <sub>26d</sub>	delay from $\overline{IOR}$ to reset $\overline{RXRDY}$			-	100	-	45	-	40	ns
t <sub>27d</sub>	delay from $\overline{\text{IOW}}$ to set $\overline{\text{TXRDY}}$			-	100	-	45	-	40	ns
t <sub>28d</sub>	delay from start to reset TXRDY			-	8T <sub>RCLK</sub>	-	8T <sub>RCLK</sub>	-	8T <sub>RCLK</sub>	ns
t <sub>RESET</sub>	RESET pulse width		[4]	200	-	200	-	200	-	ns
N	baud rate divisor			1	$(2^{16}-1)$	1	$(2^{16}-1)$	1	$(2^{16}-1)$	

#### 5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.) with 64-byte FIFOs


- [1] Applies to external clock, crystal oscillator max 24 MHz.
- [2] Maximum frequency =  $\frac{1}{t_{w(clk)}}$
- [3] RCLK is an internal signal derived from Divisor Latch LSB (DLL) and Divisor Latch MSB (DLM) divisor latches.
- [4] RESET pulse must happen when  $\overline{\text{CS}}$ ,  $\overline{\text{IOW}}$ ,  $\overline{\text{IOR}}$  signals are inactive.


# 11.1 Timing diagrams







### 5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.) with 64-byte FIFOs







#### 5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.) with 64-byte FIFOs







#### 5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.) with 64-byte FIFOs





#### 5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.) with 64-byte FIFOs






# 12. Package outline

#### LQFP64: plastic low profile quad flat package; 64 leads; body 7 x 7 x 1.4 mm

SOT414-1



UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	C	D <sup>(1)</sup>	E <sup>(1)</sup>	е	H <sub>D</sub>	HE	L	Lp	v	w	у	Z <sub>D</sub> <sup>(1)</sup>	Z <sub>E</sub> <sup>(1)</sup>	θ
mm	1.6	0.15 0.05	1.45 1.35	0.25	0.23 0.13	0.20 0.09	7.1 6.9	7.1 6.9	0.4	9.15 8.85	9.15 8.85	1	0.75 0.45	0.2	0.08	0.08	0.64 0.36	0.64 0.36	7° 0°

#### Note


1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE	
SOT414-1	136E06	MS-026			<del>00-01-19</del> 03-02-20	
				'		

Fig 25. Package outline SOT414-1 (LQFP64)

#### LQFP80: plastic low profile quad flat package; 80 leads; body 12 x 12 x 1.4 mm

SOT315-1



UNI	Γ A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	H <sub>D</sub>	HE	L	Lp	v	w	у	Z <sub>D</sub> <sup>(1)</sup>	Z <sub>E</sub> <sup>(1)</sup>	θ
mm	1.6	0.16 0.04	1.5 1.3	0.25	0.27 0.13	0.18 0.12	12.1 11.9	12.1 11.9	0.5	14.15 13.85	14.15 13.85	1	0.75 0.30	0.2	0.15	0.1	1.45 1.05	1.45 1.05	7° 0°

#### Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT315-1	136E15	MS-026				00-01-19 03-02-25
						00 02 20

Fig 26. Package outline SOT315-1 (LQFP80)

#### PLCC68: plastic leaded chip carrier; 68 leads

#### SOT188-2

45 of 51



#### Note

1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE
SOT188-2	112E10	MS-018	EDR-7319		<del>99-12-27</del> 01-11-14

Fig 27. Package outline SOT188-2 (PLCC68)

SC16C754B\_4 © NXP B.V. 2008. All rights reserved. Rev. 04 — 6 October 2008

**Product data sheet** 

#### 5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.) with 64-byte FIFOs

## 13. Soldering of SMD packages

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note *AN10365 "Surface mount reflow soldering description"*.

#### 13.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

#### 13.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- Through-hole components
- Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- Board specifications, including the board finish, solder masks and vias
- · Package footprints, including solder thieves and orientation
- The moisture sensitivity level of the packages
- Package placement
- Inspection and repair
- Lead-free soldering versus SnPb soldering

#### 13.3 Wave soldering

Key characteristics in wave soldering are:

- Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave
- Solder bath specifications, including temperature and impurities

SC16C754B **NXP Semiconductors** 

# 13.4 Reflow soldering

Key characteristics in reflow soldering are:

• Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see Figure 28) than a SnPb process, thus reducing the process window

5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.) with 64-byte FIFOs

- Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board
- Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with Table 27 and 28

Table 27. SnPb eutectic process (from J-STD-020C)

Package thickness (mm)	Package reflow temperature (°C)				
	Volume (mm³)				
	< 350	≥ 350			
< 2.5	235	220			
≥ 2.5	220	220			

Table 28. Lead-free process (from J-STD-020C)


Package thickness (mm)	Package reflow temperature (°C)							
	Volume (mm <sup>3</sup> )							
	< 350	350 to 2000	> 2000					
< 1.6	260	260	260					
1.6 to 2.5	260	250	245					
> 2.5	250	245	245					

Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see Figure 28.

SC16C754B **NXP Semiconductors** 

#### 5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.) with 64-byte FIFOs



For further information on temperature profiles, refer to Application Note AN10365 "Surface mount reflow soldering description".

### 14. Abbreviations

Table 29. Abbreviations

Acronym	Description
CPU	Central Processing Unit
DLL	Divisor Latch LSB
DLM	Divisor Latch MSB
DMA	Direct Memory Access
FIFO	First In, First Out
LSB	Least Significant Bit
MSB	Most Significant Bit
TTL	Transistor-Transistor Logic
UART	Universal Asynchronous Receiver/Transmitter

SC16C754B **NXP Semiconductors** 

### 5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.) with 64-byte FIFOs

# 15. Revision history

#### Table 30. Revision history

	•			
Document ID	Release date	Data sheet status	Change notice	Supersedes
SC16C754B_4	20081006	Product data sheet	-	SC16C754B_3
Modifications:	<ul> <li>Table 24 "Lin"</li> <li>deleted s</li> <li>deleted s</li> <li>added sy</li> <li>Section 7.14</li> <li>two UARTs</li> </ul>	symbol V <sub>O</sub>	Rdy)", last paragraph: ch the four UARTS is select	anged from "when any of the
SC16C754B 3	20080516	Product data sheet	<u>-</u>	SC16C754B 2
SC16C754B_2 (9397 750 14668)	20050613	Product data sheet	-	SC16C754B_1
SC16C754B_1 (9397 750 13114)	20050127	Product data sheet	-	-

#### 5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.) with 64-byte FIFOs

# 16. Legal information

#### 16.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <a href="http://www.nxp.com">http://www.nxp.com</a>.

#### 16.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

#### 16.3 Disclaimers

**General** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or

malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

#### 16.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

#### 17. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: <a href="mailto:salesaddresses@nxp.com">salesaddresses@nxp.com</a>

#### 5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.) with 64-byte FIFOs

#### 18. Contents

1	General description	. 1
2	Features	
3	Ordering information	
4	Block diagram	
5	Pinning information	
5.1	Pinning	
5.2	Pin description	
6	Functional description	
6.1	Trigger levels	
6.2	Hardware flow control	
6.2.1	Auto-RTS	
6.2.2	Auto-CTS	
6.3	Software flow control	
6.3.1	RX	
6.3.2	TX	
6.3.3	Software flow control example	
6.3.3.1	Assumptions	
6.4 6.5	Reset	
6.5.1	Interrupt mode operation	
6.5.2	Polled mode operation	
6.6	DMA operation	
6.6.1	Single DMA transfers (DMA mode 0/FIFO	
	disable)	17
6.6.1.1	Transmitter	
6.6.1.2	Receiver	. 17
6.6.2	Block DMA transfers (DMA mode 1)	18
6.6.2.1	Transmitter	18
6.6.2.2	Receiver	
6.7	Sleep mode	
6.8	Break and time-out conditions	
6.9	Programmable baud rate generator	
7	Register descriptions	
7.1	Receiver Holding Register (RHR)	
7.2	Transmit Holding Register (THR)	
7.3 7.4	FIFO Control Register (FCR)	
7. <del>4</del> 7.5	Line Control Register (LCR)	
7.6	Modem Control Register (MCR)	
7.7	Modem Status Register (MSR)	
7.8	Interrupt Enable Register (IER)	
7.9	Interrupt Identification Register (IIR)	
7.10	Enhanced Feature Register (EFR)	
7.11	Divisor latches (DLL, DLM)	31
7.12	Transmission Control Register (TCR)	
7.13	Trigger Level Register (TLR)	
7.14	FIFO Ready register (FIFO Rdy)	32

8	Programmer's guide	33
9	Limiting values	35
10	Static characteristics	36
11	Dynamic characteristics	37
11.1	Timing diagrams	38
12	Package outline	43
13	Soldering of SMD packages	46
13.1	Introduction to soldering	46
13.2	Wave and reflow soldering	46
13.3	Wave soldering	46
13.4	Reflow soldering	47
14	Abbreviations	48
15	Revision history	49
16	Legal information	50
16.1	Data sheet status	50
16.2	Definitions	50
16.3	Disclaimers	50
16.4	Trademarks	50
17	Contact information	50
18	Contents	51

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.



© NXP B.V. 2008.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 6 October 2008 Document identifier: SC16C754B\_4